The CD54HCT161 is obsolete and no longer is supplied.

Data sheet acquired from Harris Semiconductor SCHS154D

# CD54/74HC161, CD54/74HCT161, CD54/74HC163, CD54/74HCT163 

February 1998 - Revised October 2003

# High-Speed CMOS Logic <br> Presettable Counters 

## Features

- 'HC161, 'HCT161 4-Bit Binary Counter, Asynchronous Reset
- 'HC163, 'HCT163 4-Bit Binary Counter, Synchronous Reset
- Synchronous Counting and Loading
- Two Count Enable Inputs for n-Bit Cascading
- Look-Ahead Carry for High-Speed Counting
- Fanout (Over Temperature Range)
- Standard Outputs 10 LSTTL Loads
- Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range ... $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
- 2V to 6V Operation
- High Noise Immunity: $\mathrm{N}_{\mathrm{IL}}=30 \%, \mathrm{~N}_{\mathrm{IH}}=30 \%$ of $\mathrm{V}_{\mathrm{CC}}$ at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$
- HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility, $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ (Max), $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ (Min)
- CMOS Input Compatibility, $\mathrm{I}_{\mathrm{I}} \leq 1 \mu \mathrm{~A}$ at $\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OH}}$


## Description

The 'HC161, 'HCT161, 'HC163, and 'HCT163 are presettable synchronous counters that feature look-ahead carry logic for use in high-speed counting applications. The 'HC161 and 'HCT161 are asynchronous reset decade and binary counters, respectively; the 'HC163 and 'HCT163 devices are decade and binary counters, respectively, that are reset synchronously with the clock. Counting and parallel presetting are both accomplished synchronously with the negative-to-positive transition of the clock.
A low level on the synchronous parallel enable input, SPE, disables counting operation and allows data at the P0 to P3 inputs to be loaded into the counter (provided that the setup and hold requirements for SPE are met).
All counters are reset with a low level on the Master Reset input, MR. In the 'HC163 and 'HCT163 counters (synchronous reset types), the requirements for setup and hold time with respect to the clock must be met.

Two count enables, PE and TE, in each counter are provided for $n$-bit cascading. In all counters reset action occurs regardless of the level of the SPE, PE and TE inputs (and the clock input, CP, in the 'HC161 and 'HCT161 types).

If a decade counter is preset to an illegal state or assumes an illegal state when power is applied, it will return to the normal sequence in one count as shown in state diagram.

The look-ahead carry feature simplifies serial cascading of the counters. Both count enable inputs (PE and TE) must be high to count. The TE input is gated with the Q outputs of all four stages so that at the maximum count the terminal count (TC) output goes high for one clock period. This TC pulse is used to enable the next cascaded stage.

## Ordering Information

| PART NUMBER | TEMP. RANGE <br> $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE |
| :--- | :--- | :--- |
| CD54HC161F3A | -55 to 125 | 16 Ld CERDIP |
| CD54HC163F3A | -55 to 125 | 16 Ld CERDIP |
| CD54HCT163F3A | -55 to 125 | 16 Ld CERDIP |
| CD74HC161E | -55 to 125 | 16 Ld PDIP |
| CD74HC161M | -55 to 125 | 16 Ld SOIC |
| CD74HC161MT | -55 to 125 | 16 Ld SOIC |
| CD74HC161M96 | -55 to 125 | 16 Ld SOIC |
| CD74HC163E | -55 to 125 | 16 Ld PDIP |
| CD74HC163M | -55 to 125 | 16 Ld SOIC |
| CD74HC163MT | -55 to 125 | 16 Ld SOIC |
| CD74HC163M96 | -55 to 125 | 16 Ld SOIC |
| CD74HCT161E | -55 to 125 | 16 Ld PDIP |
| CD74HCT161M | -55 to 125 | 16 Ld SOIC |
| CD74HCT161MT | -55 to 125 | 16 Ld SOIC |
| CD74HCT161M96 | -55 to 125 | 16 Ld SOIC |
| CD74HCT163E | -55 to 125 | 16 Ld PDIP |
| CD74HCT163M | -55 to 125 | 16 Ld SOIC |
| CD74HCT163MT | -55 to 125 | 16 Ld SOIC |
| CD74HCT163M96 | -55 to 125 | 16 Ld SOIC |

NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250.

## Pinout

CD54HC161, CD54HCT161, CD54HC163, CD54HCT163 (CERDIP)
CD74HC161, CD74HCT161, CD74HC163, CD74HCT163
(PDIP, SOIC)
TOP VIEW


Functional Diagram


MODE SELECT - FUNCTION TABLE FOR 'HC161 AND 'HCT161

| OPERATING MODE | INPUTS |  |  |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{M R}$ | CP | PE | TE | $\overline{\text { SPE }}$ | $\mathrm{P}_{\mathrm{n}}$ | $Q_{n}$ | TC |
| Reset (Clear) | L | X | X | X | X | X | L | L |
| Parallel Load | H | $\uparrow$ | X | X | I | 1 | L | L |
|  | H | $\uparrow$ | X | X | I | h | H | (Note 1) |
| Count | H | $\uparrow$ | h | h | h (Note 3) | X | Count | (Note 1) |
| Inhibit | H | X | 1 (Note 2) | X | h (Note 3) | X | $\mathrm{q}_{\mathrm{n}}$ | (Note 1) |
|  | H | X | X | 1 (Note 2) | h (Note 3) | X | $\mathrm{qn}_{n}$ | L |

MODE SELECT - FUNCTION TABLE FOR 'HC163 AND 'HCT163

| OPERATING MODE | INPUTS |  |  |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{MR}}$ | CP | PE | TE | $\overline{\text { SPE }}$ | $\mathrm{P}_{\mathrm{n}}$ | $Q_{n}$ | TC |
| Reset (Clear) | 1 | $\uparrow$ | X | X | X | X | L | L |
| Parallel Load | h (Note 3) | $\uparrow$ | X | X | 1 | I | L | L |
|  | h (Note 3) | $\uparrow$ | X | X | 1 | h | H | (Note 1) |
| Count | h (Note 3) | $\uparrow$ | h | h | h (Note 3) | X | Count | (Note 1) |
| Inhibit | h (Note 3) | X | 1 (Note 2) | X | h (Note 3) | X | $\mathrm{q}_{\mathrm{n}}$ | (Note 1) |
|  | h (Note 3) | X | X | I (Note 2) | h (Note 3) | X | $\mathrm{q}_{\mathrm{n}}$ | L |

$H=$ High voltage level steady state; L = Low voltage level steady state; $h=$ High voltage level one setup time prior to the Low-to-High clock transition; $\mathrm{I}=$ Low voltage level one setup time prior to the Low-to-High clock transition; $\mathrm{X}=$ Don't Care; $\mathrm{q}=$ Lower case letters indicate the state of the referenced output prior to the Low-to-High clock transition; $\uparrow=$ Low-to-High clock transition.
NOTES:

1. The TC output is High when TE is High and the counter is at Terminal Count (HHHH for HC/HCT161 and 'HC/HCT163).
2. The High-to-Low transition of PE or TE on the 'HC/HCT161 and the 'HC/HCT163 should only occur while CP is HIGH for conventional operation.
3. The Low-to-High transition of SPE on the 'HC/HCT161 and SPE or $\overline{M R}$ on the 'HC/HCT163 should only occur while CP is HIGH for conventional operation.
```
Absolute Maximum Ratings
DC Supply Voltage, \(\mathrm{V}_{\text {CC }} \ldots \ldots . .\). . . . . . . . . . . . . . . . . -0.5 V to 7 V
DC Input Diode Current, \(\mathrm{I}_{\mathrm{K}}\)
    For \(\mathrm{V}_{1}<-0.5 \mathrm{~V}\) or \(\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\)
DC Output Diode Current, IOK
    For \(\mathrm{V}_{\mathrm{O}}<-0.5 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\)
DC Drain Current, per Output, Io
```



```
DC Output Source or Sink Current per Output Pin, IO
    For \(\mathrm{V}_{\mathrm{O}}>-0.5 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{O}}<\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\)
```



```
Absolute Maximum Ratings
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{} \\
\hline DC Input Diode Current, \(\mathrm{I}_{\text {IK }}\) & \\
\hline For \(\mathrm{V}_{1}<-0.5 \mathrm{~V}\) or \(\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\) & \(\pm 20 \mathrm{~mA}\) \\
\hline \multicolumn{2}{|l|}{DC Output Diode Current, IOK} \\
\hline For \(\mathrm{V}_{\mathrm{O}}<-0.5 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\) & \(\pm 20 \mathrm{~mA}\) \\
\hline \multicolumn{2}{|l|}{DC Drain Current, per Output, \(\mathrm{l}_{\mathrm{O}}\)} \\
\hline For \(-0.5 \mathrm{~V}<\mathrm{V}_{\mathrm{O}}<\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\). & \(\pm 25 \mathrm{~mA}\) \\
\hline \multicolumn{2}{|l|}{DC Output Source or Sink Current per Output Pin, \(\mathrm{I}_{0}\)} \\
\hline For \(\mathrm{V}_{\mathrm{O}}>-0.5 \mathrm{~V}\) or \(\mathrm{V}_{\mathrm{O}}<\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}\) & \(\pm 25 \mathrm{~mA}\) \\
\hline DC \(\mathrm{V}_{\text {CC }}\) or Ground Current, ICC & \(\pm 50 \mathrm{~mA}\) \\
\hline
\end{tabular}
```


## Thermal Information

Thermal Resistance (Typical, Note 4) $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ E (PDIP) Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
M (SOIC) Package.
67
73
Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$
Maximum Storage Temperature Range . . . . . . . . . $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . $300^{\circ} \mathrm{C}$
(SOIC - Lead Tips Only)

## Operating Conditions

| Temperature Range, $\mathrm{T}_{\mathrm{A}}$ | ${ }^{-55}{ }^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Supply Voltage Range, $\mathrm{V}_{\text {CC }}$ |  |
| HC Types | . 2 V to 6V |
| HCT Types | .4.5V to 5.5V |
| DC Input or Output Voltage, $\mathrm{V}_{1}, \mathrm{~V}_{\mathrm{O}} \ldots \ldots . . . . . . . . . .0 \mathrm{OV}$ to $\mathrm{V}_{\mathrm{CC}}$ |  |
| Input Rise and Fall Time |  |
| 2 V | 1000ns (Max) |
| 4.5 V . | 500ns (Max) |
| 6 V | 400ns (Max) |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:
4. The package thermal impedance is calculated in accordance with JESD 51-7.

## DC Electrical Specifications

| PARAMETER | SYMBOL | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{Cc}}$ <br> (V) | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85{ }^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{1}(\mathrm{~V})$ | 10 (mA) |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| HC TYPES |  |  |  |  |  |  |  |  |  |  |  |  |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | - | 2 | 1.5 | - | - | 1.5 | - | 1.5 | - | V |
|  |  |  |  | 4.5 | 3.15 | - | - | 3.15 | - | 3.15 | - | V |
|  |  |  |  | 6 | 4.2 | - | - | 4.2 | - | 4.2 | - | V |
| Low Level Input Voltage | VIL | - | - | 2 | - | - | 0.5 | - | 0.5 | - | 0.5 | V |
|  |  |  |  | 4.5 | - | - | 1.35 | - | 1.35 | - | 1.35 | V |
|  |  |  |  | 6 | - | - | 1.8 | - | 1.8 | - | 1.8 | V |
| High Level Output Voltage CMOS Loads | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | -0.02 | 2 | 1.9 | - | - | 1.9 | - | 1.9 | - | V |
|  |  |  | -0.02 | 4.5 | 4.4 | - | - | 4.4 | - | 4.4 | - | V |
|  |  |  | -0.02 | 6 | 5.9 | - | - | 5.9 | - | 5.9 | - | V |
| High Level Output Voltage TTL Loads |  |  | - | - | - | - | - | - | - | - | - | V |
|  |  |  | -4 | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | V |
|  |  |  | -5.2 | 6 | 5.48 | - | - | 5.34 | - | 5.2 | - | V |
| Low Level Output Voltage CMOS Loads | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | 0.02 | 2 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
|  |  |  | 0.02 | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
|  |  |  | 0.02 | 6 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| Low Level Output Voltage TTL Loads |  |  | - | - | - | - | - | - | - | - | - | V |
|  |  |  | 4 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
|  |  |  | 5.2 | 6 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
| Input Leakage Current | I | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \text { or } \\ & \mathrm{GND} \end{aligned}$ | - | 6 | - | - | $\pm 0.1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ |

## DC Electrical Specifications (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{Cc}}$ <br> (V) | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85{ }^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{1}(\mathrm{~V})$ | 10 (mA) |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| Quiescent Device Current | Icc | $\mathrm{V}_{\mathrm{CC}}$ or GND | 0 | 6 | - | - | 8 | - | 80 | - | 160 | $\mu \mathrm{A}$ |
| HCT TYPES |  |  |  |  |  |  |  |  |  |  |  |  |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | - | $\begin{gathered} \hline 4.5 \text { to } \\ 5.5 \end{gathered}$ | 2 | - | - | 2 | - | 2 | - | V |
| Low Level Input Voltage | $\mathrm{V}_{\text {IL }}$ | - | - | $\begin{gathered} \hline 4.5 \text { to } \\ 5.5 \end{gathered}$ | - | - | 0.8 | - | 0.8 | - | 0.8 | V |
| High Level Output Voltage CMOS Loads | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }}$ | -0.02 | 4.5 | 4.4 | - | - | 4.4 | - | 4.4 | - | V |
| High Level Output Voltage TTL Loads |  |  | -4 | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | V |
| Low Level Output Voltage CMOS Loads | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ | 0.02 | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| Low Level Output Voltage TTL Loads |  |  | 4 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
| Input Leakage Current | I | $\mathrm{V}_{\mathrm{CC}}$ and GND | 0 | 5.5 | - |  | $\pm 0.1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Quiescent Device Current | Icc | $\mathrm{V}_{\mathrm{CC}}$ or <br> GND | 0 | 5.5 | - | - | 8 | - | 80 | - | 160 | $\mu \mathrm{A}$ |
| Additional Quiescent Device Current Per Input Pin: 1 Unit Load | $\Delta \mathrm{I}_{\mathrm{CC}}$ (Note 5) | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}} \\ & -2.1 \end{aligned}$ | - | $\begin{gathered} \hline 4.5 \text { to } \\ 5.5 \end{gathered}$ | - | 100 | 360 | - | 450 | - | 490 | $\mu \mathrm{A}$ |

NOTE:
5. For dual-supply systems theoretical worst case $\left(\mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}\right)$ specification is 1.8 mA .

## HCT Input Loading Table

| INPUT | UNIT LOADS |
| :---: | :---: |
| P0 - P3 | 0.25 |
| PE | 0.65 |
| CP | 1.05 |
| $\overline{\mathrm{MR}}$ | 0.8 |
| $\overline{\mathrm{SPE}}$ | 0.5 |
| TE | 1.05 |

NOTE: Unit Load is $\Delta \mathrm{I}_{\mathrm{CC}}$ limit specified in DC Electrical Table, e.g., $360 \mu \mathrm{~A}$ max at $25^{\circ} \mathrm{C}$.

CD54/74HC161, CD54/74HCT161, CD54/74HC163, CD54/74HCT163

Prerequisite For Switching Specifications

| PARAMETER | SYMBOL | TEST CONDITIONS | $\mathrm{v}_{\mathrm{CC}}$(V) | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$ |  | $-5^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| HC TYPES |  |  |  |  |  |  |  |  |  |  |  |
| Maximum CP Frequency (Note 6) | $\mathrm{f}_{\text {MAX }}$ | - | 2 | 6 | - | - | 5 | - | 4 | - | MHz |
|  |  |  | 4.5 | 30 | - | - | 24 | - | 20 | - | MHz |
|  |  |  | 6 | 35 | - | - | 28 | - | 24 | - | MHz |
| CP Width (Low) | ${ }_{\text {tw }}(\mathrm{L})$ | - | 2 | 80 | - | - | 100 | - | 120 | - | ns |
|  |  |  | 4.5 | 16 | - | - | 20 | - | 24 | - | ns |
|  |  |  | 6 | 14 | - | - | 17 | - | 20 | - | ns |
| $\overline{\mathrm{MR}}$ Pulse Width (161) | tw | - | 2 | 100 | - | - | 125 | - | 150 | - | ns |
|  |  |  | 4.5 | 20 | - | - | 25 | - | 30 | - | ns |
|  |  |  | 6 | 17 | - | - | 21 | - | 26 | - | ns |
| Setup Time, Pn to CP | tsu | - | 2 | 60 | - | - | 75 | - | 90 | - | ns |
|  |  |  | 4.5 | 12 | - | - | 15 | - | 18 | - | ns |
|  |  |  | 6 | 10 | - | - | 13 | - | 15 | - | ns |
| Setup Time, PE or TE to CP | tsu | - | 2 | 50 | - | - | 65 | - | 75 | - | ns |
|  |  |  | 4.5 | 10 | - | - | 13 | - | 15 | - | ns |
|  |  |  | 6 | 9 | - | - | 11 | - | 13 | - | ns |
| Setup Time, $\overline{\text { SPE }}$ to CP | tsu | - | 2 | 60 | - | - | 75 | - | 90 | - | ns |
|  |  |  | 4.5 | 12 | - | - | 15 | - | 18 | - | ns |
|  |  |  | 6 | 10 | - | - | 13 | - | 15 | - | ns |
| Setup Time, $\overline{\mathrm{MR}}$ to CP (163) | tsu | - | 2 | 65 | - | - | 80 | - | 100 | - | ns |
|  |  |  | 4.5 | 13 | - | - | 16 | - | 20 | - | ns |
|  |  |  | 6 | 11 | - | - | 14 | - | 17 | - | ns |
| Hold Time, PN to CP | $\mathrm{t}_{\mathrm{H}}$ | - | 2 | 3 | - | - | 3 | - | 3 | - | ns |
|  |  |  | 4.5 | 3 | - | - | 3 | - | 3 | - | ns |
|  |  |  | 6 | 3 | - | - | 3 | - | 3 | - | ns |
| Hold Time, TE or PE to CP | $\mathrm{t}_{\mathrm{H}}$ | - | 2 | 0 | - | - | 0 | - | 0 | - | ns |
|  |  |  | 4.5 | 0 | - | - | 0 | - | 0 | - | ns |
|  |  |  | 6 | 0 | - | - | 0 | - | 0 | - | ns |
| Hold Time, $\overline{\text { SPE }}$ to CP | $\mathrm{t}_{\mathrm{H}}$ | - | 2 | 0 | - | - | 0 | - | 0 | - | ns |
|  |  |  | 4.5 | 0 | - | - | 0 | - | 0 | - | ns |
|  |  |  | 6 | 0 | - | - | 0 | - | 0 | - | ns |
| Recovery Time, $\overline{\mathrm{MR}}$ to CP (161) | $t_{\text {REC }}$ | - | 2 | 75 | - | - | 95 | - | 110 | - | ns |
|  |  |  | 4.5 | 15 | - | - | 19 | - | 22 | - | ns |
|  |  |  | 6 | 13 | - | - | 16 | - | 19 | - | ns |

## Prerequisite For Switching Specifications (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | $\mathrm{v}_{\mathrm{cc}}$(V) | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85{ }^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| HCT TYPES |  |  |  |  |  |  |  |  |  |  |  |
| Maximum CP Frequency | $f_{\text {MAX }}$ | - | 4.5 | 30 | - | - | 24 | - | 20 | - | MHz |
| CP Width (Low) (Note 6) | ${ }^{\text {tw}}$ (L) | - | 4.5 | 16 | - | - | 20 | - | 24 | - | ns |
| $\overline{\text { MR Pulse Width (161) }}$ | tw | - | 4.5 | 20 | - | - | 25 | - | 30 | - | ns |
| Setup Time, Pn to CP | tsu | - | 4.5 | 10 | - | - | 13 | - | 15 | - | ns |
| Setup Time, PE or TE to CP | tsu | - | 4.5 | 13 | - | - | 16 | - | 20 | - | ns |
| Setup Time, SPE to CP | tsu | - | 4.5 | 12 | - | - | 15 | - | 18 | - | ns |
| Setup Time, MR to CP (163) | tsu | - | 4.5 | 13 | - | - | 16 | - | 20 | - | ns |
| Hold Time, PN to CP | $\mathrm{t}_{\mathrm{H}}$ | - | 4.5 | 5 | - | - | 5 | - | 5 | - | ns |
| Hold Time, TE or PE to CP | $\mathrm{t}_{\mathrm{H}}$ | - | 4.5 | 3 | - | - | 3 | - | 3 | - | ns |
| Hold Time, SPE to CP | $\mathrm{t}_{\mathrm{H}}$ | - | 4.5 | 3 | - | - | 3 | - | 3 | - | ns |
| Recovery Time, MR to CP (161) | $t_{\text {REC }}$ | - | 4.5 | 15 | - | - | 19 | - | 22 | - | ns |

NOTE:
6. Applies to non-cascaded operation only. With cascaded counters clock to terminal count propagation delays, count enables (PE or TE)-to-clock setup times, and count enables (PE or TE)-to-clock hold times determine maximum clock frequency. For example with these HC devices:
$\mathrm{f}_{\text {MAX }}(\mathrm{CP})=\frac{1}{\text { CP-to-TC prop. delay }+ \text { TE-to-CP setup }+ \text { TE-to-CP Hold }}=\frac{1}{37+10+0} \approx 21 \mathrm{MHz}(\mathrm{min})$
Switching Specifications $C_{L}=50 \mathrm{pF}$, Input $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns}$

| PARAMETER | SYMBOL | TEST CONDITIONS | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} -40^{\circ} \mathrm{C} \text { TO } \\ 85^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} -55^{\circ} \mathrm{C} \text { TO } \\ 125^{\circ} \mathrm{C} \end{gathered}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| HC TYPES |  |  |  |  |  |  |  |  |  |  |  |
| Propagation Delay CP to TC | tPHL , tPLH | $C_{L}=50 \mathrm{pF}$ | 2 | - | - | 185 | - | 230 | - | 280 | ns |
|  |  |  | 4.5 | - | - | 37 | - | 46 | - | 56 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 15 | - | - | - | - | - | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 6 | - | - | 31 | - | 39 | - | 48 | ns |
| CP to Qn | ${ }_{\text {tPHL, }}$ tPLH | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 185 | - | 230 | - | 280 | ns |
|  |  |  | 4.5 | - | - | 37 | - | 46 | - | 56 | ns |
|  |  | $C_{L}=15 \mathrm{pF}$ | 5 | - | 15 | - | - | - | - | - | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 6 | - | - | 31 | - | 39 | - | 48 | ns |
| TE to TC | $\mathrm{tPHL}^{\text {t }}$ PLH | $C_{L}=50 \mathrm{pF}$ | 2 | - | - | 120 | - | 150 | - | 180 | ns |
|  |  |  | 4.5 | - | - | 24 | - | 30 | - | 36 | ns |
|  |  | $C_{L}=15 \mathrm{pF}$ | 5 | - | 9 | - | - | - | - | - | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 6 | - | - | 20 | - | 26 | - | 31 | ns |

CD54/74HC161, CD54/74HCT161, CD54/74HC163, CD54/74HCT163
Switching Specifications $C_{L}=50 \mathrm{pF}$, Input $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns} \quad$ (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | $\mathrm{V}_{\mathrm{Cc}}$ (V) | $25^{\circ} \mathrm{C}$ |  |  | $\begin{gathered} -40^{\circ} \mathrm{C} \text { TO } \\ 85^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} -55^{\circ} \mathrm{C} \text { TO } \\ 125^{\circ} \mathrm{C} \end{gathered}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $\overline{\mathrm{MR}}$ to Qn (161) | tpHL | $C_{L}=50 \mathrm{pF}$ | 2 | - | - | 210 | - | 265 | - | 315 | ns |
|  |  |  | 4.5 | - | - | 42 | - | 53 | - | 63 | ns |
|  |  | $C_{L}=15 \mathrm{pF}$ | 5 | - | 18 | - | - | - | - | - | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 6 | - | - | 36 | - | 45 | - | 54 | ns |
| $\overline{\mathrm{MR}}$ to TC (161) | tPHL | $C_{L}=50 \mathrm{pF}$ | 2 | - | - | 210 | - | 265 | - | 315 | ns |
|  |  |  | 4.5 | - | - | 42 | - | 53 | - | 63 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 6 | - | - | 36 | - | 45 | - | 54 | ns |
| Output Transition Time | $\mathrm{t}_{\text {THL }}$, $\mathrm{T}_{\text {TLH }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 75 | - | 95 | - | 110 | ns |
|  |  |  | 4.5 | - | - | 15 | - | 19 | - | 22 | ns |
|  |  |  | 6 | - | - | 13 | - | 16 | - | 19 | ns |
| Power Dissipation Capacitance (Notes 7, 8) | CPD | - | 5 | - | 60 | - | - | - | - | - | pF |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ | $C_{L}=50 \mathrm{pF}$ | - | 10 | - | 10 | - | 10 | - | 10 | pF |
| HCT TYPES |  |  |  |  |  |  |  |  |  |  |  |
| Propagation Delay CP to TC | ${ }_{\text {tPHL, }}$ tPLH | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 42 | - | 53 | - | 63 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 18 | - | - | - | - | - | ns |
| CP to Qn | ${ }_{\text {tPHL, }}$ tpLH | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 39 | - | 49 | - | 59 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 16 | - | - | - | - | - | ns |
| TE to TC | ${ }_{\text {tPHL, }}$ tpLH | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 32 | - | 40 | - | 48 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 13 | - | - | - | - | - | ns |
| $\overline{M R}$ to Qn (161) | ${ }^{\text {tPHL }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 50 | - | 63 | - | 75 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 21 | - | - | - | - | - | ns |
| $\overline{\mathrm{MR}}$ to TC (161) | $t_{\text {PHL }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 50 | - | 63 | - | 75 | ns |
| Output Transition Time | ${ }_{\text {T }}^{\text {THL }}$, ${ }_{\text {TTLH }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 15 | - | 19 | - | 22 | ns |
| Power Dissipation Capacitance (Notes 7, 8) | CPD | - | 5 | - | 63 | - | - | - | - | - | pF |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | - | 10 | - | 10 | - | 10 | - | 10 | pF |

NOTES:
7. $C_{P D}$ is used to determine the dynamic power consumption, per package.
8. $P_{D}=C_{P D} V_{C C}{ }^{2} f_{i}+\sum\left(C_{L} V_{C C}{ }^{2} f_{O}\right)$ where $f_{i}=$ Input Frequency, $f_{O}=$ Output Frequency, $C_{L}=$ Output Load Capacitance, $V_{C C}=$ Supply Voltage.

Timing Diagram


Sequence illustrated on waveforms:

1. Reset outputs to zero.
2. Preset to binary twelve.
3. Count to thirteen, fourteen, fifteen, zero, one, and two.
4. Inhibit.

## Test Circuits and Waveforms



NOTE: Outputs should be switching from $10 \% \mathrm{~V}_{\mathrm{CC}}$ to $90 \% \mathrm{~V}_{\mathrm{CC}}$ in accordance with device truth table. For $f_{M A X}$, input duty cycle $=50 \%$.
FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH


FIGURE 3. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC


FIGURE 5. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS


NOTE: Outputs should be switching from $10 \% \mathrm{~V}_{\mathrm{CC}}$ to $90 \% \mathrm{~V}_{\mathrm{CC}}$ in accordance with device truth table. For $\mathrm{f}_{\mathrm{MAX}}$, input duty cycle $=50 \%$.
FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH


FIGURE 4. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC


FIGURE 6. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS
www.ti.com
28-Feb-2005

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing |  | Package Qty | Eco Plan ${ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD54HC161F | ACTIVE | CDIP | $J$ | 16 | 1 | None | Call TI | Level-NC-NC-NC |
| CD54HC161F3A | ACTIVE | CDIP | J | 16 | 1 | None | Call TI | Level-NC-NC-NC |
| CD54HC163F3A | ACTIVE | CDIP | J | 16 | 1 | None | Call TI | Level-NC-NC-NC |
| CD54HCT161F3A | OBSOLETE | CDIP | J | 16 |  | None | Call TI | Call TI |
| CD54HCT163F | ACTIVE | CDIP | J | 16 | 1 | None | Call TI | Level-NC-NC-NC |
| CD54HCT163F3A | ACTIVE | CDIP | J | 16 | 1 | None | Call TI | Level-NC-NC-NC |
| CD74HC161E | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| CD74HC161M | ACTIVE | SOIC | D | 16 | 40 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR <br> Level-1-235C-UNLIM |
| CD74HC161M96 | ACTIVE | SOIC | D | 16 | 2500 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR Level-1-235C-UNLIM |
| CD74HC161MT | ACTIVE | SOIC | D | 16 | 250 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR Level-1-235C-UNLIM |
| CD74HC163E | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| CD74HC163M | ACTIVE | SOIC | D | 16 | 40 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR Level-1-235C-UNLIM |
| CD74HC163M96 | ACTIVE | SOIC | D | 16 | 2500 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR Level-1-235C-UNLIM |
| CD74HC163MT | ACTIVE | SOIC | D | 16 | 250 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR <br> Level-1-235C-UNLIM |
| CD74HCT161E | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| CD74HCT161M | ACTIVE | SOIC | D | 16 | 40 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR Level-1-235C-UNLIM |
| CD74HCT161M96 | ACTIVE | SOIC | D | 16 | 2500 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR Level-1-235C-UNLIM |
| CD74HCT161MT | ACTIVE | SOIC | D | 16 | 250 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR Level-1-235C-UNLIM |
| CD74HCT163E | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| CD74HCT163M | ACTIVE | SOIC | D | 16 | 40 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR <br> Level-1-235C-UNLIM |
| CD74HCT163M96 | ACTIVE | SOIC | D | 16 | 2500 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR Level-1-235C-UNLIM |
| CD74HCT163MT | ACTIVE | SOIC | D | 16 | 250 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1 YEAR Level-1-235C-UNLIM |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

[^0]Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb -Free products are suitable for use in specified lead-free processes.
Green (RoHS \& no $\mathbf{S b} / \mathrm{Br}$ ): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine ( Br ) or antimony ( Sb ) above $0.1 \%$ of total product weight.
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall Tl's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


| DIM PINS ** | 14 | 16 | 18 | 20 |
| :---: | :---: | :---: | :---: | :---: |
| A | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC |
| B MAX | 0.785 <br> $(19,94)$ | .840 <br> $(21,34)$ | 0.960 <br> $(24,38)$ | 1.060 <br> $(26,92)$ |
| B MIN | - | - | - | - |
| C MAX | 0.300 <br> $(7,62)$ | 0.300 <br> $(7,62)$ | 0.310 <br> $(7,87)$ | 0.300 <br> $(7,62)$ |
| C MIN | 0.245 <br> $(6,22)$ | 0.245 <br> $(6,22)$ | 0.220 <br> $(5,59)$ | 0.245 <br> $(6,22)$ |



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package is hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
16 PINS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C) Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-012 variation AC.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of Tl products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Applications

| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| :--- | :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
|  |  | Telephony | www.ti.com/telephony |
|  |  | Video \& Imaging | www.ti.com/video |
|  |  | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments<br>Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated

This datasheet has been downloaded from: www.DatasheetCatalog.com

Datasheets for electronic components.


[^0]:    ${ }^{(2)}$ Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
    None: Not yet available Lead (Pb-Free).

